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Short-circuited fc-trees 
By I. PÁvó 
Abstract 
In this paper the author introduces the idea of the short-circuited Ar-tree arising 
f rom ¿-tree of a graph in each component of which a vertex is given in advance. 
Necessary and sufficient condition is given for short-circuited A>trees to be circuitless 
and a procedure to generate is shown, too. During this procedure the generation 
of ¿-trees published by the author in an earlyer paper [6] is used as well. The authors 
methods can be applied in designing of general linear electrical networks by topolo-
gical formulas. 
Introduction 
During topological design of linear active networks one has to discover k-
trees of the graph of electrical network representing common trees in the network 
reducated in two different ways [4]. More exactly the task is to discover such k-
trees of the graph of network which represent connected circuitless subgraphs either 
short-circuiting all the nullators [7] and deleting the norators or short-circuiting all 
the norators [7] and deleting the nullators. 
The application of topological formulas is very difficult in this manner and 
it can be considered as a solved problem only in principle [3]. 
But there is another possibility to design linear active networks by topological 
formulas which is more congenial also to computer science. Namely the suitable 
¿-trees can be selected f rom a set of ¿-trees which was generated by method [6] 
based on theorem of Ore [5]. Each component of these k-trees has the common 
property to contain exactly one of the selected vertices f rom the graph [6]. ¿-trees 
with such property may be advantageously used in design of passive networks as well. 
The suitable ¿-trees can be produced f rom the above set by selecting the graphs 
being circuitless after fusion of certain pairs of vertices in each ¿-tree of the set. 
In the present paper we are going to deal with "short-circuited" in one or more 
pairs of vertices ¿-trees being generated by method [6] f rom the graph of network in 
the form v(i i_ 1(M i l , . . .„k)) , where G is the graph of network, n(G) is its adjacency 
matrix, is the inverse óf /¿, M ; ¡ , . . . , i k is an (/V, ..'., 4)-reduction of n(G), and v 
is the operator removing the direction. 
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Short-circuited A:-tree and its properties 
Consider a simple graph G (i.e. an undirected graph without loops and multiple 
edges) with vertices Ply ...,P„. Let us select arbitrarily k different vertices (k^n) 
and construct an Fkit, ...,ik k-tree of G (we can use the method [6]), where i1, ..., ik 
are indices of the selected vertices. Then choose N pairs of vertices of G pair-wise 
different a t least in one vertex. 
Definition. A short-circuited in N pairs of vertices ¿-tree is a graph arising 
f rom Fkti, ...,ik by considering each chosen pair of vertices one (or in other words 
each chosen pairs of vertices is separately short-circuited). 
Thinking of the directed graph j i - 1 ( M f l , . . . , ¡k) we can supply the short-circuited 
k-tree with unambiguous direction if we direct the edges of the corresponding short-
circuited k-tree in the same way. So we get the directed short-circuited in N pairs 
of vertices ¿-tree. Further on we shall speak shortly about directed or undirected 
short-circuited ¿-trees. 
W e mention some properties of a short-circuited ¿-tree following f r o m its 
definition: 
(i) The number of its vertices is n—N, the number of its edges is equal to 
the number of the edges of the suitable ¿-tree, and the maximal number of its com-
ponents is k. 
(ii) The components of a short-circuited ¿- tree may generally contain circuits 
or loops. 
(iii) The circuits of an undirected short-circuited ¿- tree will not be always 
directed circuits of the corresponding directed one. 
(iv) The vertices of the short-circuited ¿- tree either correspond to the' original 
ones of the ¿-tree or they have been arisen by fusion. Vertices arisen by fus ion are 
called multiple vertices, vertices with indices i\, ...ik are the selected vertices and 
the remaining ones are the usuall vertices. 
(v) To a vertex of the directed short-circuited ¿-tree more than one edge directed 
outwards can incident. But such a vertex can be only a multiple one. Outwards 
directed edges are incident to a multiple vertex if and only if they were arisen by 
fusion of usuall vertices. 
(vi) If there is a circuit (or a loop) in a short-circuited ¿-tree, then it has a t 
least one multiple vertex. Otherwise passing back to the corresponding k-tree, it 
also contains circuit (or loop) contradicting the definition of ¿-tree. 
Now we are taking an interest in the necessary and sufficient condition fo r 
an undirected short-circuit ¿-tree to contain circuit (or loop). 
(vii) A short-circuited ¿-tree contains a circuit (or a loop) if and only if different 
vertices P x , . . . , P t can be choosen f rom its multiple vertices so that between arbi t rary 
two adjoining vertices of the sequence Plt..., Pt, there exists either an arc prog-
ression or a non-multiple vertex connected by a pa th progression with its adjoining 
multiple vertices in the corresponding directed short-circuited ¿-tree. 
To verify (vii) we remark tha t the vertices ..., Pt in question are in order 
all the multiple ones of a circuit (or a loop) of the short-circuited ¿- tree (see vi); 
it is obvious that two arbitrary adjoining vertices of the sequence Plt ..., Pi, Pl 
are connected by chain. Vertices of this chain are generally different, not more than 
the first and the last vertices may be equal. This is the situation when / = 1 , other-
wise the chain between two multiple adjoining vertices is a path. Because of the 
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construction of the directed ¿-tree this is an arc progression in the corresponding-
short-circuited k-tree, if no selected vertex occurs between the middle vertices. 
Otherwise only one selected vertex may exist between the middle vertices (see v). 
which is really connected by path progression with its adjoining multiple vertices-
Cycle check on short-circuited ¿-trees 
In what has gone before we examined the necessary and sufficient condition' 
for a short-circuited ¿-tree to have circuit. Now we are going to study the following; 
problem: 
Construct all the Fkix, :..,ik ¿-trees of a simple graph. Fuse one by one the same 
N pairs of vertices in each of the ¿-trees. Among the short-circuited ¿-trees may be 
graphs which contain circuit (or loop) but circuitless graphs can also occur. The 
latters are obviously (k-N)-trees. Now the problem is how can we choose the 
(¿—iV)-trees f rom the short-circuited ¿-trees, or, what is an equivalent problem, 
how to recognize the graphs containing circuit (or loop). 
We have met a similar problem in the discussion of the generation of ¿-trees, 
(see [6]). There we could choose ¿-trees f rom the set of the generalized trees by 
complete cycle check. To solve the present problem we will apply the earlyer pro-
cedure. First of all we characterize a short-circuited ¿-tree by row vector represen-
tation. 
Definition. Row vector representation of a short-circuited in N pairs of vertices 
¿-tree is called the sequence (s^..., sn) with n members which arises f rom the row 
vector representation of the original ¿-tree after the indices of the fused vertices, 
are marked by a common symbol in order of succession of the N pairs of vertices. 
It is obvious that the introduction of common symbols may be performed by 
choosing of a common symbol to the natural number indices of each pair of vertices-
one by one. Therefore the common symbol can be considered as an index of the-
corresponding multiple vertex. 
Completed row vector representation of a short-circuited ¿-tree is called a matrix, 
of size 2Xn the first row of which consists of the natural numbers 1,2, ..., n, taking 
the introduced common symbols into account, and its second row is the row vector-
representation of the short-circuited ¿-tree. 
Observe that f rom a completed row vector representation we can easily pass 
to the actual directed short-circuited ¿-tree. Disregarding the columns of matrix 
containing zero in their second row, the remaining columns indicate the pair o f 
vertices that are connected in the directed graph in question. Therefore the com-
pleted row vector representation is called as the representation of the short-circuited, 
¿ - t ree as well. 
We remark that the first row in the representation of a short-circuited ¿-trees 
can contain of the natural number 1 , 2 , . . . , « item symbol-elements, while among 
the element of the second row can occur the number 0. In the first row the number 
1, 2, . . . , n can occur no more that one time, while the symbol elements can do it 
several times, too. Finally notice that the number of the same symbol elements 
shows the number of the edges being incident with the corresponding multiple-
vertex and that are directed outwards. 
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Definition. A function q>(x) is called the function associated with a completed 
row vector representation the domain of which is the set of the elements of the first 
row, its range is the set of the elements of the second row and the correspondence 
is defined by the column of the representation in question. Generally cp (x) is a func-
tion of multivalue. 
Remember that there was a "function <p(x)" in the previous paper [6] as well. 
The idea of the cycle check was just constructed by application of that function. 
Presently we introduce the function <p(x) with similar design. 
Definition. Let be tp(x) the associated function with the completed row vector 
representation 
» i ; : : . : : ) 
By a cycle check performed on R starting with the element rt we mean the construction 
-of the sequence 
h, <P<P(<P(n)), ••• 0 i S n). 
We say that the outcome of the cycle check is finite if we can construct only a finite 
•sequence, i.e. if somewhere in the sequence a zero turns up, which does not belong 
-to the domain <p; otherwise we say that the outcome of the cycle check is. infinite. 
It the outcome of the cycle check is infinite then, as it can be easily seen, f rom 
a certain point the same segment of the above sequence will occur repeatedly. 
A fundamental difference appears between "the present cycle check" and 
t h e earlier one published in the paper [6]. The cycle check performed on R starting 
at /•; can not be unambiguous therefore the outcome can be several. Such a cycle 
check can arise if among the members of the sequence performed to the cycle check 
a symbol element does occur for the function <p is generally of multivalue on symbol 
•elements. 
Moreover the construction of the sequence rt, <p(r¡), <p(cp(/•,)), ... can also be 
regarded as walking through a part of the graph, starting at a vertex P n of the direc-
ted short-circuited ¿-tree and always proceeding in conformity with the direction 
of the edges passed along. It goes without saying that if we start cycle checks with 
each rt than we walk the whole graph (generally several times) and in case of infinite 
outcome we get into a directed circuit (or loop) during the walk. But to find out the 
existence of a circuit (or a loop) it is sufficient if we start cycle checks only with 
•symbol elements namely because of (vi) a circuit (or a loop) always has multiple 
vertex and symbol elements are just the indices of the multiple vertices. 
Definition. By a complete cycle check performed on a completed row vector 
representation we mean a bunch of all possible cycle checks starting with all sym-
bol elements of the first row of the representation in question. The outcome of 
a complete cycle check is said to be finite if all checks constituting it have finite 
outcomes; otherwise, the outcome is said to be infinite. 
Because of " the graph theory backgroung" of the cycle check later we shall 
say that the cycle check is performed on the short-circuited k-tree, in particular 
start ing at its Prt vertex, by which we mean that the cycle check is performed on the 
representation starting at the symbol The idea of the complete cycle check per-
fo rmed on a short-circuited ¿-tree will be used in similar meaning as well. 
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Short-circuited ¿-trees without circuit (or loop) 
Consider a short-circuited in N pairs of vertices ¿-tree with PBl,..., Pas multiple 
vertices. Let be ...', ik the indices of the selected vertices in the corresponding 
¿-tree. Suppose that the complete cycle check performed on the short-circuited k-
tree has a finite outcome. It means that all possible cycle checks starting at all multiple 
vertices come to an end somewhere. Tabulate about the finish of each possible 
cycle check, that is put down in order those indices of the columns of the completed 
row vector representation in which the cycle checks have finished together with 
indicating the vertices where checks were started from. It is obviously enough if 
the table contains only the indices of the vertices in question. So we get the table: 
«1 I - ] Qj | - | aN . 
/1 ;i I I jj ;i I I ¡n jN ll> • • • j 'mi I • • • | *1 > • • • J lmj | • • • I 1 ) • • • s 'mN 
The meaning of the above table is the following: Cycle checks starting at Pa. 
•can be performed exactly of number rrij wich finish at vertices P{1, ..., P{ in order, 
where j=l,...,N. Naturally among the numbers i{, ..., iJm. equal elements may 
occur as well. Notice that the obtained elements i{, ..., iJmj where the cycle checks 
finished can be considered as indices of selected vertices. Namely if the superior 
element of the column of the representation where the cycle check was finished is 
not a symbol element then during the cycle check the last touched vertex is just a 
selected one. If the superior element was a symbol one then the corresponding vertex 
had arisen with short-circuiting of some selected vertex of the original ¿-tree. 
" " Definition.-A graph with vertices Pa., P{1, ..., Pj , and with edges (Paj, PJh), ... 
..., (Pa, P{ ) (j= 1, ..., N) is called the reduced graph of the short-circuited ¿-tree. 
It is always undirected. 
Notice that the idea of the reduced graph is defined only in that case if the 
outcome of the complete cycle check is finite. Otherwise the reduced graph is gene-
rally more simple as the original one which was reduced and it is a bipartite graph [1]. 
Theorem. A short-circuited ¿-tree is without a circuit (or a loop) if and only 
if the complete cycle check performed on it has a .finite outcome and its reduced 
graph is circuitless. 
Proof. To verify the sufficient condition assume that the complete cycle check 
performed on the short-circuited ¿-tree has a finite outcome, the reduced graph 
is circuitless nevertheless the short-circuited ¿-tree contains circuit (or loop). Then 
the corresponding subgraph of this circuit (or loop) cannot be a directed one in the 
directed short-circuited ¿-tree. Let be all the multiple vertices Pai, ...,Pat in order 
that are incident with the circuit (or loop). According to (vii) cycle checks star-
ting at adjoining multiple vertices finish at a place of common column index in 
the corresponding representation where Pttl is adjoining Pai, too. Let be Pij the 
selected vertex defined by the common column index belonging to the cycle checks 
starting at Paj and Paj+1 0 = 1, . . . , / ; / + 1 = 1). So edges (Pai, Ph), ...,(/>„,, Ptl) 
determine a circuit in the reduced graph contradicting to the starting assumption. 
The condition is necessary, too. Namely if the complete cycle check performed 
o n a short-circuited ¿-tree has an infinite outcome then the corresponding directed 
short-circuited ¿-tree contains a circuit (or a loop) and for the same reason so does the 
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Fig. 1 
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undirected one, too. Hereupon let us assume that the complete cycle check has a 
Unite outcome and the reduced graph contains a circuit with multiple vertices Pai, ... 
. . . , P a i . For the reduced graph is bipartite between all adjoining multiple vertices 
mentioned above there is exactly one selected vertex (Pai is adjoining PBl!). Let be 
Pij b e t w e e n / ^ and Paj+1, where j= 1 , . . . , / a n d / + 1 = 1. But then a directed path leads 
•either f rom Paj to Paj+1> or f rom Paj and Paj+1 to the selected vertex Ptj. There-
fore all adjoining multiple vertices are connected in the short-circuited ¿-tree so it 
•contains a circuit (or a loop). The proof is complete. 
In the sequel we are going to construct a procedure that selects short-circuited 
in N pairs of vertices ¿-trees which have no circuit (or loop) f rom among graphs 
F* • • 11, ... , Ifc * 
Step 1. Consider the set of all ¿-trees Fkix ¡k where i1, ..., ik are the indices 
•of the selected vertices given in advance. From the row vector representation of 
such ¿-trees and from the pairs of vertices given by conditions of short-circuiting 
the complete row vector representation of short-circuited ¿-trees can be constructed. 
This means the introduction of symbol elements which are the indices of multiple 
vertices. 
Step 2. A complete cycle check is performed on each representation constructed 
a t the above step. If it has a finite outcome so there exists the reduced graph of the 
•corresponding short-circuited ¿-tree. 
Step 3. In the end we control whether the reduced graph is circuitless. In the 
•circuitless case the corresponding short-circuited ¿-tree will not have a circuit (or 
•a loop) according to the theorem. 
One can look over the whole procedure by studying the block diagram on 
figure 1. We notice-that there is a task in the 3-rd part of the procedure to find out 
whether a graph is without circuit. It may happen in several different ways. In a 
simple case it is possible by drawing the reduced graph. Further on it can be found 
•out f rom the incidence matrix of the graph [1]. As for the reduced graph is bipartite 
its circuit contains only edges of even numbers and we can search for all possible 
circuits f rom the table defining the graph after all. To construct such a discussion 
•can easily be made because it consists of steps of finite numbers. 
Application 
Example I. Let be given the row vector representation of a 2-tree generated 
by method [6]: 
(202527808). 
It is obvious f rom the method [6] that this 2-tree has 9 vertices and its selected 
vertices are P2 and Ps. We can easily draw the directed 2-tree and it is illustrated on 
the figure 2. 
First short-circuit the pairs of vertices P2, P6 and P^, Ps. Let be defined the 
symbol elements by equations 2=6=a and 4 = 8 = 6 . So we get the following com-
pleted row vektor representation of the arisen short-circuited 2-tree: 
a 3 b 5 a 1 b 9\ 
-{a 0 a 5 a 1 b 0 b)-
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The corresponding short-circuited 2-tree has circuit because of performing 
a cycle check on R starting at the element "a" being in the 6-th column of R we 
get the sequence 
0 , 7 , 6 , 5 , 0 , . . . 
Fig. 2 
that is the outcome of the cycle check is infinite. Now the reduced graph does no t 
exist according to its definition. The short-circuited 2-tree can be seen in the figure 
3. Notice that the cycle check of infinite outcome means "walking alone the only 
directed circuit of the graph". 
For the second short-circuit the pairs of vertices P j , P4 and P4, P7 of the 2-tree. 
The common symbol element is defined by equation 1 = 4 = 7 = a, and the completed 
row vektor representation of the short-
circuited 2-tree is: 
fa 2 3 ' d 5 6 a 8 9] 
K - [2 0 2 5 2 a 8 0 8j" 
The complete cycle check perfor-
ming on R has finite outcome because 
of the following possible cycle checks: 
a, 2, 0, 
Fig 3 °> 5> 2> °> 
and a, 8, 0. 
The table of the reduced graph found out f rom the sequences of cycle checks 
is the following: 
a 
2, 2, 8 ' 
The edges of the reduced graph are (Pa, P2), (Pa, P2) and (Pa, PB), therefore 
this graph contains a circuit consisting of two edges. Either the short-circuited graph 
or its reduced graph are drawn on the figure 4. Notice that there is not a (directed) 
circuit in the directed graph but it exists in the undirected one. Otherwise this fact 
turned out f rom the complete cycle check of finite outcome as well. The present 
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example shows that the complete cycle check of finite outcome is not a sufficient: 
condition for the short-circuited ¿-tree to be circuitless. 
For the third short-circuit the pairs of vertices P 5 ) P6 in the considered 2-tree. 
Let be defined the symbol element "a" by 5 = 6=a. So the representation of the arose rt 
short-circuited 2-tree is: 
D _ f l 2 3 4 a a 7 8 9) 
[2 0 2 a 2 7 8 0 8j / 
Pa 
Fig. 4 
_ _The_steps of the complete cycle check performed on R are: 
2, 0, 
and a, 1, 8, 0, 
so the outcome of the complete cycle check is finite. Because of the reduced graph 
defined by the table 
a 
2, 8 
is circuitless so the short-circuited 2-tree is too. We can show either the short-cir-
cuited 2-tree or its reduced graph on the figure 5. 
P* 
Fig. 5 
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. Example 2. Consider the graph with 6 vertices marked by natural numbers 
•on the figure 6. This is a network graph of a feedback operational amplifier with 
multiple loops which plays central part in the theory of the linear active electrical 
networks [2]. The network graph in question is a so called "nullator-norator equiv-
alent network" [3]. The edges drawn in usual way mean the present of passive element 
while the symbol "—o—" on the edges refers to a nullator, and the "— 8 — " to a 
norator. Search all the common 3-trees that become connected circuitless subgraphs 
a f t e r short-circuiting either all the norators or all the nullators while passing over 
at first all nullators for the second all norators f rom the graph of network. 
First we produce those trees of the graph which contain all the norators and 
•do not contain any of the nullators. Such trees of the graph can be easily produced 
by method [6]. If we pass over all the norators f rom the subgraph mentioned above we 
really get all the 3-trees of the graph which become connected circuitless subgraphs 
after short-circuiting of endpoints of the norators. After passing over all the norators 
we get the following result: 
In the 2-nd step short-circuit the endpoints of all nullators in each of the 3-trees 
listed above. This means the short-circuiting of pairs of vertices 1,5 and 3,5. F rom 
t h e short-circuited 3-trees arisen by fusion of vertices 1,3 and 5 the circuitless graphs 
can be selected by method shown in the present paper. 
So the only symbol element " a " is defined by equation l = 5 = 3 = a . The 7 
completed row vector representation can be written as following: 
the first common row of the representation are 
5 
Fig. 6 
(01200), (01400), (03400), (04200), (04400), (05200), (05400). 
a 2 a 4 a 
while the second rows are in order 
0 a 2 0 0 
0 a 4 0 0 
0 a 4 0 0 
0 4 2 0 0 
0 4 4 0 0 
0 a 2 0 0 
and 0 a 4 0 0. 
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C o m p l e t e cyc le c h e c k p e r f o r m e d o n e a c h o f r e p r e s e n t a t i o n i n q u e s t i o n w e ge t 
a n i n f in i t e o u t c o m e o n l y i n t h e 1-s t a n d i n t h e 6 - t h cases . I n t h e r e m a i n i n g cases 
t h e r e d u c e d g r a p h is a c o m m o n o n e d e f i n e d b y t a b l e ' 
a 
1, 4 , 5 ' 
a n d it is o b v i o u s l y c i rcui t less . . 
W e o b t a i n t h e f o l l o w i n g 3 - t r e e s fu l f i l l i ng t h e c o n d i t i o n s o f t h e p r e s e n t e x a m p l e : 
(01400) , (03400) , (04200) , (04400) , (05400) . 
j 
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